Intevis: Where Engineers Develop

Home
Contact Us
Site Map
Areas of ExpertiseEngineering CareersReference CenterAbout Intevis


Project AugmentationIntevis Engineering TalentVirtual Outsourcing

Design Environment DevelopmentProject Management Services



Project Augmentation

Intevis provides augmentation resources for your critical IC design tasks by complementing your design objectives with a design team or with individuals that will quickly integrate and produce results within your environment, at your facility, or off-site. Intevis can begin by helping to accurately define your needs, provide options for solving immediate problems, and deliver a solution to meet your timely goals.

Although you may have well-established design methodologies and fully staffed projects underway, unexpected changes may surface requiring immediate solutions. In the event your design flow requires new or enhanced capability and additional resources can enable the achievement of overall project goals, Intevis can help.

Expect Intevis to:

Take the time to understand your complete design environment needs
Know what our engineers can do
Ensure a solution that reflects your specific real-time design needs within your current design environment given your schedule.

Intevis provides experienced professionals who can make an immediate contribution.

We have:

Designed major blocks of intellectual property for graphics, networking, telecom, multimedia and high and low speed interfaces to memories and systems busses
Developed the verification scripts to functionally verify large networking multi-ASIC systems
Converged timing on high speed designs
Performed floorplanning and chip integration of multi-million gate designs
Ported designs to new technologies
Developed an expert proficiency level with most commercial EDA software tools and design languages, including Astro, JupiterXT, Star-RCXT, Hercules, Blast Create, Blast Plan Pro, Blast Fusion, SOC Encounter, Calibre, Design Compiler, PrimeTime, Vera, Verilog, VHDL, etc.
Developed libraries and methodologies to deal with Design-For-Yield and Design-For-Manufacturing issues
Performed hierarchical timing-driven place and route on a > 50 million transistor semi-custom design
Developed entire functional design verification environments

Contact us to speak with an Account Management professional.